Follow
Dr. Jitendra Kumar Saini
Dr. Jitendra Kumar Saini
Associate Professor
Verified email at bitmesra.ac.in - Homepage
Title
Cited by
Cited by
Year
A new low-power full-adder cell for low voltage using CNTFETs
JK Saini, A Srinivasulu, BP Singh
2017 9th International Conference on Electronics, Computers and Artificial …, 2017
28*2017
A Low Power - High Speed CNTFETs Based Full Adder Cell With Overflow Detection
JK Saini, A Srinivasulu, R Kumawat
Micro and Nanosystems, DOI : 10.2174/1876402911666190211154634, http://www …, 2019
112019
Fast and energy efficient full adder circuit using 14 CNFETs
JK Saini, A Srinivasulu, R Kumawat
Solid State Electronics Letters 2, 67-78, 2020
62020
High-Performance Low-Power 5:2 Compressor With 30 CNTFETs Using 32 nm Technology
JK Saini, A Srinivasulu, R Kumawat
International Journal of Sensors, Wireless Communications and Control, http …, 2019
62019
Low Power-High Speed Magnitude Comparator Circuit Using 12 CNFETs
JK Saini, A Srinivasulu, R Kumawat
2018 International SoC Design Conference (ISOCC), 145-146, 2018
62018
A Novel Simple Differentiator Circuit Based on Carbon Nano Tube Field Effect Transistors Voltage Difference Transconductance Amplifier
A Bhargav, JK Saini
Micro and Nanosystems 11 (2), 133 - 141, 2019
52019
Real-time Error Detectable Multiplier Circuit Using CNFET Technology
JK Saini, A Srinivasulu, R Kumawat
Journal of Advanced Research in Dynamical & Control Systems 11 (07-SI), 150-156, 2019
32019
A Full Adder Design with CNFETs for Real Time, Fault Tolerant and Mission Critical Applications
JK Saini, A Srinivasulu, R Kumawat
Electronics 24 (2), 66-74, 2020
22020
A Low-Voltage Distinctive Source-Based Sense Amplifier for Memory Circuits Using FinFETs
A Ahir, JK Saini, A Srinivasulu
Smart Innovations in Communication and Computational Sciences: Proceedings …, 2019
22019
Simulation of optical ISL with 48 transponders and performance analysis using BER and Q-Factor
A Bhargav, JK Saini
Journal of Optical Communications (JOC), 1-12, 2019
1*2019
A Three-Input Exclusive-NOR Gate Device
JK Saini, A Srinivasulu, R Kumawat
AU Patent 2,021,105,517, 2021
2021
Full Adder using CNFET for Mission Critical Applications
JK Saini, A Srinivasulu, R Kumawat
https://www.lap-publishing.com/catalog/details/store/gb/book/978-620-3-57429 …, 2021
2021
Utilization of CNFET Technology for Low-Power High-Speed 12 Transistor Full Adder Circuit
P Jain, JK Saini
Journal of Advanced Research in Dynamical and Control Systems 11 (07-Special …, 2019
2019
A Review Article on Integrator Circuits Using Various Active Devices
JK Saini, A Srinivasulu, R Kumawat
Journal of Advanced Research in Dynamical and Control Systems 11 (07-SI), 26-32, 2019
2019
Analyzation of Q-factor and BER of OISL with 36 Transponders
A Bhargav, JK Saini
Journal of Advanced Research in Dynamical and Control Systems, http://www …, 2018
2018
The system can't perform the operation now. Try again later.
Articles 1–15