Manolis G.H. Katevenis
Manolis G.H. Katevenis
FORTH and University of Crete, Greece
Adresse e-mail validée de - Page d'accueil
Citée par
Citée par
Weighted round-robin cell multiplexing in a general-purpose ATM switch chip
M Katevenis, S Sidiropoulos, C Courcoubetis
IEEE Journal on selected Areas in Communications 9 (8), 1265-1279, 1991
Reduced instruction set computer architectures for vlsi (microprocessor, risc, multiple-windows-of-registers)
EMG Katevenis
University of California, Berkeley, 1983
Fast switching and fair control of congested flow in broadband networks
M Katevenis
IEEE Journal on selected Areas in Communications 5 (8), 1315-1326, 1987
Variable packet size buffered crossbar (CICQ) switches
M Katevenis, G Passas, D Simos, I Papaefstathiou, N Chrysos
2004 IEEE International Conference on Communications (IEEE Cat. No …, 2004
Pipelined memory shared buffer for VLSI switches
M Katevenis, P Vatsolaki, A Efthymiou
Proceedings of the conference on Applications, technologies, architectures …, 1995
Pipelined heap (priority queue) management for advanced scheduling in high-speed networks
A Ioannou, MGH Katevenis
IEEE/ACM Transactions on Networking 15 (2), 450-461, 2007
Approaching ideal NoC latency with pre-configured routes
G Michelogiannakis, D Pnevmatikatos, M Katevenis
First International Symposium on Networks-on-Chip (NOCS'07), 153-162, 2007
Euroserver: Energy efficient node for european micro-servers
Y Durand, PM Carpenter, S Adami, A Bilas, D Dutoit, A Farcy, ...
2014 17th Euromicro Conference on Digital System Design, 206-213, 2014
Scheduling in Non-Blocking Buffered Three-Stage Switching Fabrics.
N Chrysos, M Katevenis
INFOCOM 6, 1-13, 2006
Weighted fairness in buffered crossbar scheduling
N Chrysos, M Katevenis
Workshop on High Performance Switching and Routing, 2003, HPSR., 17-22, 2003
The hipeac vision
M Duranton, S Yehia, B De Sutter, K De Bosschere, A Cohen, B Falsafi, ...
Report, European Network of Excellence on High Performance and Embedded …, 2010
The HiPEAC vision. High performance and embedded architecture and compilation
M Duranton, S Yehia, B De Sutter, K De Bosschere, A Cohen, B Falsafi, ...
The exanest project: Interconnects, storage, and packaging for exascale systems
M Katevenis, N Chrysos, M Marazakis, I Mavroidis, F Chaix, N Kallimanis, ...
2016 Euromicro Conference on Digital System Design (DSD), 60-67, 2016
Efficient per-flow queueing in DRAM at OC-192 line rate using out-of-order execution techniques
A Nikologiannis, M Katevenis
ICC 2001. IEEE International Conference on Communications. Conference Record …, 2001
ATLAS I: A general-purpose, single-chip ATM switch with credit-based flow control
M Katevenis, D Serpanos, P Vatsolaki
Proceedings of the Hot Interconnects IV Symposium, 63-73, 1996
Crossbar NoCs are scalable beyond 100 nodes
G Passas, M Katevenis, D Pnevmatikatos
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2012
EP Markatos, MGH Katevenis, D Pnevmatikatos, M Flouris
Proceedings of the 2nd USENIX Symposium on Internet Technologies and Systems …, 1999
Credit-flow-controlled ATM for MP interconnection: The ATLAS I single-chip ATM switch
M Katevenis, D Serpanos, E Spyridakis
Proceedings 1998 Fourth International Symposium on High-Performance Computer …, 1998
User-level DMA without operating system kernel modification
EP Markatos, MGH Katevenis
Proceedings Third International Symposium on High-Performance Computer …, 1997
The RISC II micro-architecture
MGH Katevenis, RW Sherburne Jr, DA Patterson, CH Séquin
Advances in VLSI and Computer Systems 1 (2), 138-152, 1984
Le système ne peut pas réaliser cette opération maintenant. Veuillez réessayer plus tard.
Articles 1–20