Moinuddin Qureshi
Title
Cited by
Cited by
Year
Scalable high performance main memory system using phase-change memory technology
MK Qureshi, V Srinivasan, JA Rivers
Proceedings of the 36th annual international symposium on Computer …, 2009
14782009
Utility-based cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches
MK Qureshi, YN Patt
2006 39th Annual IEEE/ACM International Symposium on Microarchitecture …, 2006
12102006
Adaptive insertion policies for high performance caching
MK Qureshi, A Jaleel, YN Patt, SC Steely, J Emer
ACM SIGARCH Computer Architecture News 35 (2), 381-391, 2007
7542007
Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling
MK Qureshi, J Karidis, M Franceschini, V Srinivasan, L Lastras, B Abali
2009 42nd Annual IEEE/ACM international symposium on microarchitecture …, 2009
7422009
Adaptive insertion policies for managing shared caches
A Jaleel, W Hasenplaugh, M Qureshi, J Sebot, S Steely Jr, J Emer
Proceedings of the 17th international conference on Parallel architectures …, 2008
3642008
Accelerating critical section execution with asymmetric multi-core architectures
MA Suleman, O Mutlu, MK Qureshi, YN Patt
ACM SIGARCH Computer Architecture News 37 (1), 253-264, 2009
3522009
A case for MLP-aware cache replacement
MK Qureshi, DN Lynch, O Mutlu, YN Patt
33rd International Symposium on Computer Architecture (ISCA'06), 167-178, 2006
3512006
Improving read performance of phase change memories via write cancellation and write pausing
MK Qureshi, MM Franceschini, LA Lastras-Montano
HPCA-16 2010 The Sixteenth International Symposium on High-Performance …, 2010
3172010
The V-Way cache: demand-based associativity via global replacement
MK Qureshi, D Thompson, YN Patt
32nd International Symposium on Computer Architecture (ISCA'05), 544-555, 2005
2702005
Fundamental latency trade-off in architecting dram caches: Outperforming impractical sram-tags with a simple and practical design
MK Qureshi, GH Loh
2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, 235-246, 2012
2452012
Morphable memory system: A robust architecture for exploiting multi-level phase change memories
MK Qureshi, MM Franceschini, LA Lastras-Montaño, JP Karidis
ACM SIGARCH Computer Architecture News 38 (3), 153-162, 2010
2132010
Feedback-driven threading: power-efficient and high-performance execution of multi-threaded workloads on CMPs
MA Suleman, MK Qureshi, YN Patt
ACM Sigplan Notices 43 (3), 277-286, 2008
2112008
AVATAR: A variable-retention-time (VRT) aware refresh for DRAM systems
MK Qureshi, DH Kim, S Khan, PJ Nair, O Mutlu
2015 45th Annual IEEE/IFIP International Conference on Dependable Systems …, 2015
1672015
PreSET: Improving performance of phase change memories by exploiting asymmetry in write times
MK Qureshi, MM Franceschini, A Jagmohan, LA Lastras
ACM SIGARCH Computer Architecture News 40 (3), 380-391, 2012
1662012
A tagless coherence directory
J Zebchuk, V Srinivasan, MK Qureshi, A Moshovos
Proceedings of the 42nd Annual IEEE/ACM International Symposium on …, 2009
1652009
ArchShield: Architectural framework for assisting DRAM scaling by tolerating high error rates
PJ Nair, DH Kim, MK Qureshi
ACM SIGARCH Computer Architecture News 41 (3), 72-83, 2013
1472013
NVRAM-aware logging in transaction systems
J Huang, K Schwan, MK Qureshi
Proceedings of the VLDB Endowment 8 (4), 389-400, 2014
1412014
Pay-as-you-go: Low-overhead hard-error correction for phase change memories
MK Qureshi
Proceedings of the 44th Annual IEEE/ACM International Symposium on …, 2011
1352011
Low-cost inter-linked subarrays (LISA): Enabling fast inter-subarray data movement in DRAM
KK Chang, PJ Nair, D Lee, S Ghose, MK Qureshi, O Mutlu
2016 IEEE International Symposium on High Performance Computer Architecture …, 2016
1302016
Adaptive spill-receive for robust high-performance caching in CMPs
MK Qureshi
2009 IEEE 15th International Symposium on High Performance Computer …, 2009
1302009
The system can't perform the operation now. Try again later.
Articles 1–20