Παρακολούθηση
Dionysios Filippas
Dionysios Filippas
Ph.D Student, Democritus University of Thrase
Η διεύθυνση ηλεκτρονικού ταχυδρομείου έχει επαληθευτεί στον τομέα ee.duth.gr - Αρχική σελίδα
Τίτλος
Παρατίθεται από
Παρατίθεται από
Έτος
Low-cost online convolution checksum checker
D Filippas, N Margomenos, N Mitianoudis, C Nicopoulos, ...
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 30 (2), 201-212, 2021
152021
Reduced-Precision Floating-Point Arithmetic in Systolic Arrays with Skewed Pipelines
D Filippas, C Peltekis, G Dimitrakopoulos, C Nicopoulos
2023 IEEE 5th International Conference on Artificial Intelligence Circuits …, 2023
62023
FusedGCN: a systolic three-matrix multiplication architecture for graph convolutional networks
C Peltekis, D Filippas, C Nicopoulos, G Dimitrakopoulos
2022 IEEE 33rd International Conference on Application-specific Systems …, 2022
52022
ArrayFlex: A Systolic Array Architecture with Configurable Transparent Pipelining
C Peltekis, D Filippas, G Dimitrakopoulos, C Nicopoulos, ...
2023 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-6, 2023
42023
Streaming dilated convolution engine
D Filippas, C Nicopoulos, G Dimitrakopoulos
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 31 (3), 401-405, 2023
42023
Low-Power Data Streaming in Systolic Arrays with Bus-Invert Coding and Zero-Value Clock Gating
C Peltekis, D Filippas, G Dimitrakopoulos, C Nicopoulos
2023 12th International Conference on Modern Circuits and Systems …, 2023
22023
Templatized fused vector floating-point dot product for high-level synthesis
D Filippas, C Nicopoulos, G Dimitrakopoulos
Journal of Low Power Electronics and Applications 12 (4), 56, 2022
22022
Synthesis of Approximate Parallel-Prefix Adders
A Stefanidis, I Zoumpoulidou, D Filippas, G Dimitrakopoulos, ...
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2023
12023
LeapConv: An Energy-Efficient Streaming Convolution Engine with Reconfigurable Stride
D Filippas, C Nicopoulos, G Dimitrakopoulos
2022 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 200-205, 2022
12022
A High-Level Synthesis Library for Synthesizing Efficient and Functional-Safe CNN Dataflow Accelerators
D Filippas, C Peltekis, V Titopoulos, I Kansizoglou, G Sirakoulis, ...
IEEE Access, 2024
2024
Error Checking for Sparse Systolic Tensor Arrays
C Peltekis, D Filippas, G Dimitrakopoulos
arXiv preprint arXiv:2402.10850, 2024
2024
Exploiting data encoding and reordering for low-power streaming in systolic arrays
C Peltekis, D Filippas, G Dimitrakopoulos, C Nicopoulos
Microprocessors and Microsystems 102, 104938, 2023
2023
The Case for Asymmetric Systolic Array Floorplanning
C Peltekis, D Filippas, G Dimitrakopoulos, C Nicopoulos
arXiv preprint arXiv:2309.02969, 2023
2023
Δεν είναι δυνατή η εκτέλεση της ενέργειας από το σύστημα αυτή τη στιγμή. Προσπαθήστε ξανά αργότερα.
Άρθρα 1–13