Pedro Reviriego
TitleCited byYear
IEEE 802.3 az: the road to energy efficient ethernet
K Christensen, P Reviriego, B Nordman, M Bennett, M Mostowfi, ...
IEEE Communications Magazine 48 (11), 50-56, 2010
3892010
Performance evaluation of energy efficient ethernet
P Reviriego, JA Hernández, D Larrabeiti, JA Maestro
IEEE Communications Letters 13 (9), 697-699, 2009
1552009
An initial evaluation of energy efficient Ethernet
P Reviriego, K Christensen, J Rabanillo, JA Maestro
IEEE Communications Letters 15 (5), 578-580, 2011
1022011
Efficient majority logic fault detection with difference-set codes for memory applications
SF Liu, P Reviriego, JA Maestro
IEEE transactions on very large scale integration (VLSI) systems 20 (1), 148-156, 2010
1002010
Burst transmission for energy-efficient ethernet
P Reviriego, JA Hernadez, D Larrabeiti, JA Maestro
IEEE Internet Computing 14 (4), 50-57, 2010
862010
Reliability analysis of memories suffering multiple bit upsets
P Reviriego, JA Maestro, C Cervantes
IEEE Transactions on Device and Materials Reliability 7 (4), 592-601, 2007
742007
A simple analytical model for energy efficient Ethernet
MA Marsan, AF Anta, V Mancuso, B Rengarajan, PR Vasallo, G Rizzo
IEEE Communications Letters 15 (7), 773-775, 2011
632011
A methodology for automatic insertion of selective TMR in digital circuits affected by SEUs
O Ruano, JA Maestro, P Reviriego
IEEE Transactions on Nuclear Science 56 (4), 2091-2102, 2009
572009
New protection techniques against SEUs for moving average filters in a radiation environment
P Reyes, P Reviriego, JA Maestro, O Ruano
IEEE Transactions on Nuclear Science 54 (4), 957-964, 2007
512007
Error detection in majority logic decoding of euclidean geometry low density parity check (EG-LDPC) codes
P Reviriego, JA Maestro, MF Flanagan
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 21 (1), 156-159, 2012
462012
Hamming SEC-DAED and extended hamming SEC-DED-TAED codes through selective shortening and bit placement
A Sanchez-Macian, P Reviriego, JA Maestro
IEEE Transactions on Device and Materials Reliability 14 (1), 574-576, 2012
452012
Enhanced detection of double and triple adjacent errors in hamming codes through selective bit placement
A Sanchez-Macian, P Reviriego, JA Maestro
IEEE Transactions on Device and Materials Reliability 12 (2), 357-362, 2012
432012
An energy consumption model for energy efficient ethernet switches
P Reviriego, V Sivaraman, Z Zhao, JA Maestro, A Vishwanath, ...
2012 International Conference on High Performance Computing & Simulation …, 2012
422012
Structural DMR: A technique for implementation of soft-error-tolerant FIR filters
P Reviriego, CJ Bleakley, JA Maestro
IEEE Transactions on Circuits and Systems II: Express Briefs 58 (8), 512-516, 2011
412011
Fault tolerant parallel filters based on error correction codes
Z Gao, P Reviriego, W Pan, Z Xu, M Zhao, J Wang, JA Maestro
IEEE Transactions on very large scale integration (VLSI) systems 23 (2), 384-387, 2014
392014
Energy efficiency in industrial ethernet: The case of powerlink
JA Maestro, P Reviriego
IEEE transactions on industrial electronics 57 (8), 2896-2903, 2009
392009
A (64, 45) triple error correction code for memory applications
P Reviriego, M Flanagan, JA Maestro
IEEE Transactions on Device and Materials Reliability 12 (1), 101-106, 2011
382011
Matrix-based codes for adjacent error correction
CA Argyrides, P Reviriego, DK Pradhan, JA Maestro
IEEE Transactions on Nuclear Science 57 (4), 2106-2111, 2010
372010
Reliability of single-error correction protected memories
JA Maestro, P Reviriego
IEEE Transactions on Reliability 58 (1), 193-201, 2008
332008
A method to construct low delay single error correction codes for protecting data bits only
P Reviriego, S Pontarelli, JA Maestro, M Ottavi
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2013
322013
The system can't perform the operation now. Try again later.
Articles 1–20