Hasan Hassan
Hasan Hassan
Verified email at inf.ethz.ch
TitleCited byYear
Ambit: In-memory accelerator for bulk bitwise operations using commodity DRAM technology
V Seshadri, D Lee, T Mullins, H Hassan, A Boroumand, J Kim, MA Kozuch, ...
Proceedings of the 50th Annual IEEE/ACM International Symposium on …, 2017
1102017
Understanding latency variation in modern DRAM chips: Experimental characterization, analysis, and optimization
KK Chang, A Kashyap, H Hassan, S Ghose, K Hsieh, D Lee, T Li, ...
ACM SIGMETRICS Performance Evaluation Review 44 (1), 323-336, 2016
1052016
ChargeCache: Reducing DRAM latency by exploiting row access locality
H Hassan, G Pekhimenko, N Vijaykumar, V Seshadri, D Lee, O Ergin, ...
2016 IEEE International Symposium on High Performance Computer Architecture …, 2016
982016
LazyPIM: An efficient cache coherence mechanism for processing-in-memory
A Boroumand, S Ghose, M Patel, H Hassan, B Lucia, K Hsieh, KT Malladi, ...
IEEE Computer Architecture Letters 16 (1), 46-50, 2016
792016
Understanding reduced-voltage operation in modern DRAM devices: Experimental characterization, analysis, and mechanisms
KK Chang, AG Yağlıkçı, S Ghose, A Agrawal, N Chatterjee, A Kashyap, ...
Proceedings of the ACM on Measurement and Analysis of Computing Systems 1 (1 …, 2017
782017
SoftMC: A flexible and practical open-source infrastructure for enabling experimental DRAM studies
H Hassan, N Vijaykumar, S Khan, S Ghose, K Chang, G Pekhimenko, ...
2017 IEEE International Symposium on High Performance Computer Architecture …, 2017
702017
The DRAM latency PUF: Quickly evaluating physical unclonable functions by exploiting the latency-reliability tradeoff in modern commodity DRAM devices
JS Kim, M Patel, H Hassan, O Mutlu
2018 IEEE International Symposium on High Performance Computer Architecture …, 2018
522018
GRIM-Filter: Fast seed location filtering in DNA read mapping using processing-in-memory technologies
JS Kim, DS Cali, H Xin, D Lee, S Ghose, M Alser, H Hassan, O Ergin, ...
BMC genomics 19 (2), 89, 2018
352018
GateKeeper: a new hardware architecture for accelerating pre-alignment in DNA short read mapping
M Alser, H Hassan, H Xin, O Ergin, O Mutlu, C Alkan
Bioinformatics 33 (21), 3355-3363, 2017
312017
Buddy-ram: Improving the performance and efficiency of bulk bitwise operations using DRAM
V Seshadri, D Lee, T Mullins, H Hassan, A Boroumand, J Kim, MA Kozuch, ...
arXiv preprint arXiv:1611.09988, 2016
272016
What your DRAM power models are not telling you: Lessons from a detailed experimental study
S Ghose, AG Yaglikçi, R Gupta, D Lee, K Kudrolli, WX Liu, H Hassan, ...
Proceedings of the ACM on Measurement and Analysis of Computing Systems 2 (3 …, 2018
192018
Solar-DRAM: reducing DRAM access latency by exploiting the variation in local bitlines
J Kim, M Patel, H Hassan, O Mutlu
2018 IEEE 36th International Conference on Computer Design (ICCD), 282-291, 2018
122018
Understanding Reduced-Voltage Operation in Modern DRAM Devices: Experimental Characterization
KK Chang, AG Yaglikci, A Agrawal, N Chatterjee, S Ghose, A Kashyap, ...
Analysis, and Mechanisms. In SIGMETRICS 3 (5.5), 3.5, 2017
112017
Reducing DRAM latency via charge-level-aware look-ahead partial restoration
Y Wang, A Tavakkol, L Orosa, S Ghose, NM Ghiasi, M Patel, JS Kim, ...
2018 51st Annual IEEE/ACM International Symposium on Microarchitecture …, 2018
102018
VRL-DRAM: improving DRAM performance via variable refresh latency.
A Das, H Hassan, O Mutlu
DAC 3, 2, 2018
102018
D-RaNGe: using commodity DRAM devices to generate true random numbers with low latency and high throughput
JS Kim, M Patel, H Hassan, L Orosa, O Mutlu
2019 IEEE International Symposium on High Performance Computer Architecture …, 2019
92019
LazyPIM: Efficient Support for Cache Coherence in Processing-in-Memory Architectures
A Boroumand, S Ghose, M Patel, H Hassan, B Lucia, N Hajinazar, ...
arXiv preprint arXiv:1706.03162, 2017
82017
Gpu based parallel image processing library for embedded systems
M Cavus, HD Sumerkan, OS Simsek, H Hassan, AG Yaglikci, O Ergin
2014 International Conference on Computer Vision Theory and Applications …, 2014
72014
CoNDA: Efficient Cache Coherence Support for Near-Data Accelerators
A Boroumand, S Ghose, M Patel, H Hassan, B Lucia, R Ausavarungnirun, ...
52019
Understanding and Modeling On-Die Error Correction in Modern DRAM: An Experimental Study Using Real Devices
M Patel, JS Kim, H Hassan, O Mutlu, ETH Zürich
DSN, 2019
52019
The system can't perform the operation now. Try again later.
Articles 1–20