Mohamed Eldafrawy
Mohamed Eldafrawy
Deep Learning Software Engineer, Intel Corporation
Verified email at
Cited by
Cited by
VTR 8: High-performance CAD and Customizable FPGA Architecture Modelling
KE Murray, O Petelin, S Zhong, JM Wang, M Eldafrawy, JP Legault, E Sha, ...
ACM Transactions on Reconfigurable Technology and Systems (TRETS) 13 (2), 1-55, 2020
Math Doesn't Have to be Hard: Logic Block Architectures to Enhance Low-Precision Multiply-Accumulate on FPGAs
A Boutros, M Eldafrawy, S Yazdanshenas, V Betz
Proceedings of the 2019 ACM/SIGDA International Symposium on Field …, 2019
FPGA Logic Block Architectures for Efficient Deep Learning Inference
M Eldafrawy, A Boutros, S Yazdanshenas, V Betz
ACM Transactions on Reconfigurable Technology and Systems (TRETS) 13 (3), 1-34, 2020
An event-based Network-on-Chip debugging system for FPGA-based MPSoCs
J Rettkowski, M Eldafrawy, D Göhringer
2017 International Conference on Embedded Computer Systems: Architectures …, 2017
The system can't perform the operation now. Try again later.
Articles 1–4