Suivre
Jean Pierre David
Jean Pierre David
Professeur titulaire en génie électrique, Polytechnique Montréal
Adresse e-mail validée de polymtl.ca - Page d'accueil
Titre
Citée par
Citée par
Année
Binaryconnect: Training deep neural networks with binary weights during propagations
M Courbariaux, Y Bengio, JP David
Advances in neural information processing systems 28, 2015
38202015
Training deep neural networks with low precision multiplications
M Courbariaux, Y Bengio, JP David
arXiv preprint arXiv:1412.7024, 2014
7322014
Low precision arithmetic for deep learning.
M Courbariaux, Y Bengio, JP David
ICLR (Workshop), 2015
2632015
A state-space modeling approach for the FPGA-based real-time simulation of high switching frequency power converters
HF Blanchette, T Ould-Bachir, JP David
IEEE Transactions on Industrial Electronics 59 (12), 4555-4567, 2012
1122012
An Evaluation of a High-Level Synthesis Approach to the FPGA-Based Submicrosecond Real-Time Simulation of Power Converters
F Montano, T Ould-Bachir, JP David
IEEE Transactions on Industrial Electronics 65 (1), 636-644, 2018
662018
Hardware complexity of modular multiplication and exponentiation
JP David, K Kalach, N Tittley
IEEE Transactions on Computers 56 (10), 1308-1319, 2007
612007
A high-resolution time-to-digital converter on FPGA using dynamic reconfiguration
MA Daigneault, JP David
IEEE transactions on instrumentation and measurement 60 (6), 2070-2079, 2011
572011
Generic Wireless Power Transfer and Data Communication System Based on a Novel Modulation Technique
A Trigui, M Ali, S Hached, JP David, AC Ammari, Y Savaria, M Sawan
IEEE Transactions on Circuits and Systems I: Regular Papers 67 (11), 3978-3990, 2020
462020
A fully automated reconfigurable calculation engine dedicated to the real-time simulation of high switching frequency power electronic circuits
TO Bachir, C Dufour, J Bélanger, J Mahseredjian, JP David
Mathematics and Computers in Simulation 91, 167-177, 2013
432013
Effective FPGA-based electric motor modeling with floating-point cores
TO Bachir, JP David, C Dufour, J Bélanger
IECON 2010-36th Annual Conference on IEEE Industrial Electronics Society …, 2010
402010
A novel 10 ps resolution TDC architecture implemented in a 130nm process FPGA
MA Daigneault, JP David
Proceedings of the 8th IEEE International NEWCAS Conference 2010, 281-284, 2010
392010
Effective floating-point calculation engines intended for the FPGA-based HIL simulation
T Ould-Bachir, C Dufour, J Bélanger, J Mahseredjian, JP David
2012 IEEE International Symposium on Industrial Electronics, 1363-1368, 2012
372012
U-net fixed-point quantization for medical image segmentation
MH AskariHemmat, S Honari, L Rouhier, CS Perone, J Cohen-Adad, ...
International Workshop on Large-scale Annotation of Biomedical data and …, 2019
332019
. NET framework-a solution for the next generation tools for system-level modeling and simulation
J Lapalme, EM Aboulhamid, G Nicolescu, L Charest, FR Boyer, JP David, ...
Proceedings Design, Automation and Test in Europe Conference and Exhibition …, 2004
312004
A cryptanalytic time-memory tradeoff: First FPGA implementation
Q Jean-Jacques, S Francois-Xavier, G Rouvroy, D Jean-Pierre, ...
Field-Programmable Logic and Applications: Reconfigurable Computing Is Going …, 2002
312002
Ultra-low latency communication channels for FPGA-based HPC cluster
RS Correa, JP David
Integration 63, 41-55, 2018
302018
Generic crossbar network on chip for FPGA MPSoCs
D Bafumba-Lokilo, Y Savaria, JP David
2008 Joint 6th International IEEE Northeast Workshop on Circuits and Systems …, 2008
302008
Performing floating-point accumulation on a modern FPGA in single and double precision
TO Bachir, JP David
2010 18th IEEE Annual International Symposium on Field-Programmable Custom …, 2010
272010
FPGA-based real-time simulation of state-space models using floating-point cores
TO Bachir, JP David
Proceedings of 14th International Power Electronics and Motion Control …, 2010
232010
ESys. Net: a new solution for embedded systems modeling and simulation
J Lapalme, EM Aboulhamid, G Nicolescu, L Charest, FR Boyer, JP David, ...
ACM SIGPLAN Notices 39 (7), 107-114, 2004
232004
Le système ne peut pas réaliser cette opération maintenant. Veuillez réessayer plus tard.
Articles 1–20